Halt and Catch Fire

For the television series, see Halt and Catch Fire (TV series).

In computer engineering, Halt and Catch Fire, known by the assembly mnemonic HCF, is an idiom referring to a computer machine code instruction that causes the computer's central processing unit (CPU) to cease meaningful operation, typically requiring a restart of the computer. It originally referred to a fictitious instruction in IBM System/360 computers, but later computer developers who saw the joke created real versions of this instruction for some machines. In the case of real instructions the implication of this expression is that, whereas in most cases in which a CPU executes an unintended instruction (a bug in the code) the computer may still be able to recover, but in the case of an HCF instruction there is, by definition, no way for the system to recover without a restart.

The expression "catch fire" in this context is normally facetious, rather than literal, referring to a total loss of CPU functionality during the current session. Mythically, the CPU chip would be switching some circuits so fast that it would cause them to overheat and burn.[1]

Assembly language mnemonics

In a computer's assembly language, mnemonics are used that are directly equivalent to machine code instructions. The mnemonics are frequently three letters long, such as ADD, CMP (to compare two numbers), and JMP (jump to a different location in the program). The HCF instruction was originally a fictitious assembly language instruction, said to be under development at IBM for use in their System/360 computers, along with many other amusing three-letter acronyms like XPR (Execute Programmer) and CAI (Corrupt Accounting Information),[2] and similar to other joke mnemonics such as "SDI" for "Self Destruct Immediately"[2] and "CRN" for Convert to Roman Numerals.[3] The S/360 instruction set already included numerous non-obvious mnemonics like ZAP (Zero and Add Packed), EDMK (EDit and MarK), TRT (TRanslate and Test), and Read Backward (an I/O channel command),[4] and programmers began creating similarly cryptic, but fictitious, instructions in a humorous vein.

In modern CPUs

CPU designers sometimes incorporate one or more undocumented machine code instructions for testing purposes, such as the IBM System/360 DIAGnose instruction.[4] These instructions are not intended to be executed during normal operation of the CPU; when they are actually executed by a program during normal operation, they can have unusual side-effects. The "Halt and Catch Fire" (HCF) instruction and mnemonic are sometimes appropriated by users who discover these instructions as a humorous way of expressing that the unintended execution of such an instruction causes the system to fail to perform its normal functions.

Motorola 6800

The Motorola 6800 microprocessor was the first for which an undocumented assembly mnemonic HCF became widely known. The operation codes (opcodes)—the portions of the machine language instructions that specify an operation to be performed—referred to by the mnemonic HCF are $9D and $DD and were reported in an article written by Gerry Wheeler in the December 1977 issue of BYTE magazine on undocumented opcodes.[5] Wheeler noted that Motorola reported 197 valid operation codes for the M6800 processor, and so inferred that with 256 possible 8 bit combinations, there must be 59 "invalid instructions." He goes on to describe the HCF as a "big surprise," and saying of the Catch Fire portion of the moniker, "Well, almost.":

When this instruction is run the only way to see what it is doing is with an oscilloscope. From the user's point of view the machine halts and defies most attempts to get it restarted. Those persons with indicator lamps on the address bus will see that the processor begins to read all of the memory, sequentially, very quickly. In effect, the address bus turns into a 16 bit counter. However, the processor takes no notice of what it is reading… it just reads."[5]

The process is reviewed by David Agans, thus: "In the old days of the Motorola 6800 microprocessor, instruction code DD cause the processor to go into an endless loop, reading from each memory address in order. (Other engineers referred to this as the 'Halt and Catch Fire' (HCF) instruction, but we remembered the code by calling it the 'Drop Dead' instruction.) Drop Dead mode was wonderful for spotting hardware timing and address logic problems with a scope; all of the address and clock lines were nice, cycling square waves."[6]

That is, either opcode made the processor enter a mode, continuously performing memory read cycles from successive addresses with no intervening instruction fetches. Hence, the address bus effectively became a counter, allowing the operation of all address lines to be quickly verified. Once the processor entered this mode, it was not responsive to interrupts, so normal operation could only be restored by a reset (hence the "Drop Dead" and "Halt and Catch Fire" monikers). These references were thus to the unresponsive behavior of the CPU in this state, and not to any form of erratic behavior.

The mnemonic HCF is believed to be the first built-in self-test feature on a Motorola microprocessor.[7]

Intel x86

The Intel 8086 and subsequent processors in the x86 series had an HLT (halt) instruction, op code F4, which stopped instruction execution and placed the processor in a HALT state. An enabled interrupt, a debug exception, the BINIT signal, the INIT signal, or the RESET signal resumed execution, which meant the processor could always be restarted.[8] Some of the early Intel DX4 chips had a problem with the HLT instruction and could not be restarted after this instruction was used, which disabled the computer and turned HLT into more of an HCF instruction. The Linux kernel added a "no-hlt" option telling Linux to run an infinite loop instead of using HLT, which allowed users of these broken chips to use Linux.[9]

Many computers in the Intel Pentium line could be locked up by executing an invalid instruction (F00F C7C8), which caused the computer to lock up. This became known as the Pentium F00F bug. No compiler would create the instruction, but a malicious programmer could insert it into code to render an afflicted computer inoperable until the machine was power-cycled. Since its discovery, workarounds have been developed to prevent it from locking the computer, and the bug has been eliminated in subsequent Intel processors.[10][11]

Other CPUs

The 6502 has 12 invalid instructions which will freeze the CPU.[12][13]

On the Z80, if you execute DI (disable interrupts) followed by HALT (wait for an interrupt), the CPU will stay frozen waiting for an interrupt that cannot happen. The similar processor found in the Game Boy contained a partial fix allowing it to recover from one HALT, but it would become frozen with two consecutive HALTs with interrupts disabled.

It should also be noted that the Z80 supports a non-maskable interrupt [14] [15] with /NMI being on Pin 17 of the original 40 pin DIP package. [16] [17] Since a non-maskable interrupt will regain control of the CPU even after executing the instruction sequence DI / HALT, that pair does not represent a true HCF, it will only result in a HCF condition if either the /NMI pin is connected directly to the +5V rail, making the generation of that signal impossible, or if the interrupt routine that services /NMI ends with a return, placing it back in the HALT state.

In early CPUs

One apocryphal story about the HCF instruction in an actual early CPU goes back to the late 1960s, when computers used magnetic core memory. The story goes that in order to speed up the core memory on their next model the engineers increased the read/write currents in the very fine wires that were threaded through the cores. This worked fine when the computer was executing normal programs, since memory accesses were spread throughout memory. However, the HALT instruction was implemented as a "Jump to self". This meant that the same core memory location was repeatedly accessed, and the very fine wires became so hot that they started to smoke—hence the instruction was labeled "Halt and Catch Fire".[18]

See also

References

  1. ↑ http://www.catb.org/jargon/html/H/HCF.html Jargon File entry for the HCF assembly mnemonic]
  2. 1 2 Dunlap, Bryan. "A Proposed Instruction Set". Physics Department, The Ohio State University. Retrieved 20 June 2016.
  3. ↑ Far out op codes, Werner Cirsovius, retrieved 2015-05-28
  4. 1 2 IBM System/360 Principles of Operation (PDF), IBM, retrieved 2014-07-02
  5. 1 2 Wheeler, Gerry (December 1977). "Undocumented M6800 Instructions". BYTE. Vol. 2 no. 12. pp. 46–47.
  6. ↑ Agans, David J. (2002). Debugging: the 9 indispensable rules for finding even the most elusive software and hardware problems. New York: American Management Association. p. 77. ISBN 9780814426784. OCLC 52043345. Retrieved 10 July 2014.
  7. ↑ Daniels, R. Gary; Bruce, William (April 1985). "Built-In Self-Test Trends in Motorola Microprocessors". IEEE Design & Test. 2 (2): 64–71. doi:10.1109/MDT.1985.294865. "HACOF thus became the first intentional built-in self-test feature on a Motorola microprocessor."
  8. ↑ "x86 Instruction Set Reference: HLT". Retrieved 2014-07-02.
  9. ↑ Gortmaker, Paul (21 March 2003). "The Linux Boot Prompt-How To" (PDF). The Linux Documentation Project. Retrieved 2014-07-02.
  10. ↑ Collins, Robert R. (1 May 1998). "The Pentium F00F Bug: Workarounds for a nasty problem". Dr. Dobb's Journal.
  11. ↑ Pentium Processor Specification Update (PDF). Intel Corporation. January 1999. pp. 51–52. order number 242480-041. Retrieved 2006-11-02.
  12. ↑ Steil, Michael. "How MOS 6502 Illegal Opcodes really work". pagetable.com.
  13. ↑ Offenga, Freddy. "6502 Undocumented Opcodes". NesDev.
  14. ↑ "Interrupt Mechanism - Development - SMS Power!".
  15. ↑ Flammenkamp, Achim. "Interrupt Behaviour of the Z80 CPU".
  16. ↑ "Pinouts - Z80 family".
  17. ↑ Vis, Peter J. "Zilog Z80 Pinout".
  18. ↑ http://catless.ncl.ac.uk/Risks/5.6.html#subj2.4 | RISKS Digest: Hardware vs Software Battles (from Usenet)
This article is issued from Wikipedia - version of the 10/30/2016. The text is available under the Creative Commons Attribution/Share Alike but additional terms may apply for the media files.